



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/754,550	01/12/2004		Jang-Ho Cho	2557-000198/US 9268		
30593	7590	04/05/2006		EXAMINER		
	•	& PIERCE, P.L.	GEIB, BENJAMIN P			
P.O. BOX 8910 RESTON, VA 20195			ART UNIT	PAPER NUMBER		
•				2181		

DATE MAILED: 04/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)		
Office Antique Commence	10/754,550	CHO, JANG-HO		
Office Action Summary	Examiner	Art Unit		
	Benjamin P. Geib	2181		
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet wi	th the correspondence address		
A SHORTENED STATUTORY PERIOD FOR IN WHICHEVER IS LONGER, FROM THE MAIL!  - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communicat  - If NO period for reply is specified above, the maximum statutory  - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	NG DATE OF THIS COMMUNION CFR 1.136(a). In no event, however, may a right ion.  period will apply and will expire SIX (6) MON y statute, cause the application to become AB	CATION.  reply be timely filed  ITHS from the mailing date of this communication.  BANDONED (35 U.S.C. § 133).		
Status		·		
1)⊠ Responsive to communication(s) filed on	12 January 2004 and 08 June	2004		
	This action is non-final.	<del>2004</del> .		
3) Since this application is in condition for a		ers, prosecution as to the merits is		
closed in accordance with the practice up	•	1		
Disposition of Claims	•			
4)⊠ Claim(s) <u>1-21</u> is/are pending in the applic	cation.			
4a) Of the above claim(s) is/are wi				
5) Claim(s) is/are allowed.				
6)⊠ Claim(s) <u>1-21</u> is/are rejected.	•			
7) Claim(s) is/are objected to.	•			
8) Claim(s) are subject to restriction	and/or election requirement.			
,— , ,,		4		
Application Papers				
9) ☐ The specification is objected to by the Ex				
10)⊠ The drawing(s) filed on <u>12 January 2004</u>	<u>and 08 June 2004</u> is/are: a)⊠	accepted or b)∐ objected to by the		
Examiner.				
Applicant may not request that any objection	***			
Replacement drawing sheet(s) including the	, -			
11)☐ The oath or declaration is objected to by	the Examiner. Note the attached	d Office Action or form PTO-152.		
Priority under 35 U.S.C. § 119				
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of:  1. Certified copies of the priority document of the priority document of the priority document of the priority document of the certified copies of the application from the International E * See the attached detailed Office action for	uments have been received.  uments have been received in A e priority documents have been  Bureau (PCT Rule 17.2(a)).	received in this National Stage		
Attachment(s)		Separation FRITZ FLEMING PRIMARY EXAMINER 4/3/11 GROUP 2100	W,	
1) Notice of References Cited (PTO-892)		Summary (PTO-413) AYZIR		
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-9</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO-Paper No(s)/Mail Date 01/12/2004.</li> </ul>		s)/Mail Date nformal Patent Application (PTO-152) 		

Art Unit: 2181

#### **DETAILED ACTION**

Page 2

1. Claims 1-21 have been examined.

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Application on 01/12/2004 and Preliminary Amendment on 06/08/2004.

#### **Priority**

3. Receipt of papers submitted under 35 U.S.C. 119(a)-(d) is acknowledged; the papers have been placed on record in the file. The certified copy of 10-2003-0005236, filed on 01/27/2003 has been received and placed on record.

### Specification

4. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. A title that indicates thread selection for fetching instructions in a simultaneous multithreading (SMT) processor is suggested.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35
U.S.C. 102 that form the basis for the rejections under this section made in this
Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2181

6. Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by <u>Emer</u> et al., U.S. Patent No. 6,073,159 (Herein referred to as <u>Emer</u>)

7. Referring to claim 1, <u>Emer</u> has taught a multi-threaded processor, comprising:

a processing pipeline [CPU; Fig. 1, component 12] including a number of stages [column 3, lines 48-51], each stage processing at least one instruction, each instruction belonging to one of a plurality of threads [column 5, lines 31-46]; and

a fetch unit [Fig. 2, component 20] forming one of the stages of the pipeline [fetch stage; Fig. 3, component 42] and determining from which thread to fetch an instruction for processing by the processing pipeline [column 3, lines 62-67], the fetch unit receiving information from at least one other stage of the processing pipeline and determining a processing time of the processing pipeline occupied by each thread based on the received information [The fetch unit receives thread attribute information and determines an estimated processing time of each thread (column 6, lines 22-45)], the fetch unit determining from which thread to fetch an instruction for processing by the processing pipeline based on the determined processing time for each thread [Instructions are fetched from the thread determined to have the most beneficial estimated processing time (column 6, lines 22-45)].

8. Referring to claim 2, has taught the processor of claim 1, wherein the fetch unit determines the thread having the smallest determined processing time as the thread from which to fetch an instruction for processing [The thread

Art Unit: 2181

determined to have the fewest data caches misses and, therefore, the smallest determined processing time is selected as the thread from which to fetch (column 7, line 65 – column 8, line 8)].

- 9. Referring to claim 3, has taught the processor of claim 1, wherein the received information includes the operation type of instructions in the processing pipeline [The operation type is used to determine if an instruction in the pipeline is a branch (column 9, lines 1-15)].
- 10. Referring to claim 4, has taught the processor of claim 3, wherein the received information further includes the operation type of instructions leaving the processing pipeline [The operation type is used to determine if an instruction leaving the gueue stage of the pipeline is a branch (column 9, lines 1-15)].
- 11. Referring to claim 5, has taught the processor of claim 4, wherein the fetch unit includes a counter associated with each thread [column 8, lines 35-39], each counter being incremented by a processing time associated with each instruction of the associated thread in the processing pipeline and being decremented by a processing time associated with each instruction of the associated thread leaving the processing pipeline [For each instruction of a thread in the pipeline a bit in the thread's bit vector is set, thereby incrementing the tally counter associated with the thread by one (a processing time unit). Similarly, for each instruction of a thread leaving the pipeline a bit in the thread's bit vector is cleared, thereby decrementing the tally counter associated with the thread by one (column 9, line 62 column 10, line 9)].

Art Unit: 2181

- 12. Referring to claim 6, has taught the processor of claim 5, wherein the fetch unit determines the thread associated with the counter having a smallest count value as the thread from which to fetch an instruction for processing [column 10, lines 7-9].
- 13. Referring to claim 7, has taught the processor of claim 1, wherein the fetch unit generates a weighted instruction count for each thread as the determined processing time of each thread [column 13, lines 54-67], the weighted instruction count for a thread is a count of the instructions for the thread in the processing pipeline with each instruction weighted by the cycle counts [constants  $C_n$ ] associated with processing the instruction [column 13, line 66 column 14, line 26].
- 14. Referring to claim 8, has taught the processor of claim 7, wherein the fetch unit includes a counter associated with each thread [column 8, lines 35-39], each counter being incremented by the cycle counts associated with each instruction of the associated thread in the processing pipeline and being decremented by the cycle counts associated with each instruction of the associated thread leaving the processing pipeline [For each instruction of a thread in the pipeline a bit in the thread's bit vector is set, thereby incrementing the tally counter associated with the thread by cycle counts (after weighting). Similarly, for each instruction of a thread leaving the pipeline a bit in the thread's bit vector is cleared, thereby decrementing the tally counter associated with the thread by cycle counts (column 9, line 62 column 10, line 9)].

Art Unit: 2181

15. Referring to claim 9, has taught the processor of claim 8, wherein the fetch unit determines the thread associated with the counter having a smallest count value as the thread from which to fetch an instruction for processing [column 10, lines 7-9].

16. Referring to claim 10, has taught the processor of claim 1, wherein the processing pipeline comprises:

an instruction decoder [Fig. 2, component 26] decoding instructions, which the fetch unit determines to fetch [column 4, lines 30-31], to generate at least an operation type of the instruction as decoder information [The op code (i.e. operation type) is generated from the instruction code; column 4, lines 31-35]; and

a queue [instruction queue; Fig. 2, component 30] storing the decoded instructions and issuing decoded instructions to an execution unit for execution [column 4, lines 54-64].

- 17. Referring to claim 11, has taught the processor of claim 10, wherein the received information is the decoder information and the issued decoded instructions [column 9, lines 1-15].
- 18. Referring to claim 12, has taught the processor of claim 1, wherein the processing pipeline further comprises:

an instruction cache [Fig. 2, component 24] storing instructions, and outputting an instruction to the instruction decoder based on which instruction the fetch unit determines to fetch [column 3, lines 58-61]; and

Art Unit: 2181

an address renamer [register renamer; Fig. 2, component 28] mapping a logical address generated by the instruction decoder for an instruction into a real address of a memory device in an execution unit [The register renamer maps a logical register number (i.e. logical address) into a physical register number (i.e. real address); column 4, lines 43-53].

- 19. Referring to claim 13, given the similarities between claim 1 and claim 13 the arguments as stated for the rejection of claim 1 also apply to claim 13.
- 20. Referring to claim 14, given the similarities between claim 2 and claim 14 the arguments as stated for the rejection of claim 2 also apply to claim 14.
- 21. Referring to claim 15, given the similarities between claim 3 and claim 15 the arguments as stated for the rejection of claim 3 also apply to claim 15.
- 22. Referring to claim 16, given the similarities between claim 4 and claim 16 the arguments as stated for the rejection of claim 4 also apply to claim 16.
- 23. Referring to claim 17, given the similarities between claim 5 and claim 17 the arguments as stated for the rejection of claim 5 also apply to claim 17.
- 24. Referring to claim 18, given the similarities between claim 6 and claim 18 the arguments as stated for the rejection of claim 6 also apply to claim 18.
- 25. Referring to claim 19, given the similarities between claim 7 and claim 19 the arguments as stated for the rejection of claim 7 also apply to claim 19.
- 26. Referring to claim 20, given the similarities between claim 8 and claim 20 the arguments as stated for the rejection of claim 8 also apply to claim 20.
- 27. Referring to claim 21, given the similarities between claim 9 and claim 21 the arguments as stated for the rejection of claim 9 also apply to claim 21.

- 28. Claims 1 and 13 are rejected under 35 U.S.C. 102(b) as being anticipated by <u>Borkenhagen</u> et al., U.S. Patent No. 6,076,157 (Herein referred to as <u>Borkenhagen</u>).
- 29. Referring to claim 1, <u>Borkenhagen</u> has taught a multi-threaded processor, comprising:

a processing pipeline [processor core; Fig. 1, component 100] including a number of stages [The processor core is pipelined (column 7, lines 15-17), which, by definition, inherently necessitates a number of stages], each stage processing at least one instruction, each instruction belonging to one of a plurality of threads [column 7, lines 61-67]; and

a fetch unit [instruction unit; Fig. 2, component 220] forming one of the stages of the pipeline and determining from which thread to fetch an instruction for processing by the processing pipeline [column 7, lines 61-67], the fetch unit receiving information from at least one other stage of the processing pipeline and determining a processing time of the processing pipeline occupied by each thread based on the received information [The thread switch time-out register, which is part of the instruction unit (column 7, lines 29-33), determines the allowed amount of processing time of the processing pipeline occupied by each thread (column 14, lines 51-55) based upon a value received (i.e. information received) and loaded into the thread switch time-out register; See column 15, lines 1-22], the fetch unit determining from which thread to fetch an instruction for

Art Unit: 2181

processing by the processing pipeline based on the determined processing time for each thread [When the determined processing time is zero (i.e. the thread switch time-out register is zero), a thread switch occurs and the instruction unit determines to fetch from another thread; See column 15, lines 1-22].

30. Referring to claim 13, <u>Borkenhagen</u> has taught a method of fetching instructions for processing in a multi-threaded processor, comprising:

receiving, at a fetch unit of a processing pipeline [processor core; Fig. 1, component 100], information from at least one other stage of the processing pipeline [A value to loaded into the thread switch time-out register; See column 15, lines 1-22], the processing pipeline including a number of stages [The processor core is pipelined (column 7, lines 15-17), which, by definition, inherently necessitates a number of stages], each stage processing at least one instruction, each instruction belonging to one of a plurality of threads [column 7, lines 61-67];

first determining a processing time of the processing pipeline occupied by each thread based on the received information [The thread switch time-out register, which is part of the instruction unit (column 7, lines 29-33), determines the allowed amount of processing time of the processing pipeline occupied by each thread (column 14, lines 51-55) based upon value loaded into the thread switch time-out register; See column 15, lines 1-22]; and

second determining from which thread to fetch an instruction for processing by the processing pipeline based on the determined processing time for each thread [When the determined processing time is zero (i.e. the thread

Application/Control Number: 10/754,550 Page 10

Art Unit: 2181

switch time-out register is zero), a thread switch occurs and the instruction unit determines to fetch from another thread; See column 15, lines 1-22].

#### Conclusion

- The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.
- 32. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Cota-Robles, U.S. Patent No. 6,658,447, has taught a fetch method for a simultaneous multithreading processor that combines dynamic thread priorities with thread attribute counts.

Tullsen et al., "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor", has taught fetch selection techniques using dynamic thread attributes.

El-Moursy et al., "Front-End Policies for Improved Issue Efficiency in SMT Processors", has taught fetch selection techniques using dynamic thread attributes.

Art Unit: 2181

Luo et al., "Balancing Throughput and Fairness in SMT Processors", has taught fetch selection techniques that account for fairness.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin P. Geib whose telephone number is (571) 272-8628. The examiner can normally be reached on Mon-Fri 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Benjamin P Geib

Examiner

Art Unit 2181

Supervisory

FRITZ FLEMING RIMARY EXAMINER GROUP 2100

GROUP 2100 AUZIRI